101 reputation
1

jbdavid

Mixed Signal Design Verification languages: -Verilog (in all its flavors esp Verilog-AMS) -perl -SKILL (the cadence variant of LISP) -(someday) Python & Matlab

Keeping a low profile.

This user hasn't posted... yet.

Badges (1)

Gold
Silver
Bronze 1

Rarest